8751: Difference between revisions
From Citylan
Jump to navigationJump to search
m →Files |
mNo edit summary |
||
| Line 1: | Line 1: | ||
'''8-bit Microcontroller''' | '''8-bit Microcontroller''' | ||
=Cross-Reference= | |||
<pre> | |||
Intel MCS51 | |||
Temic TSC87 | |||
</pre> | |||
=Family table= | |||
{| border="1" cellpadding="4" cellspacing="0" | |||
!Model | |||
!ROM size | |||
!RAM size | |||
|- | |||
|'''8031AH''' || none || 128 x 8 | |||
|- | |||
|'''8051AH''' || 4k x 8 ROM || 128 x 8 | |||
|- | |||
|'''8751BH''' || 4k x 8 EPROM || 128 x 8 | |||
|- | |||
|'''8751H''' || 4k x 8 EPROM || 128 x 8 | |||
|- | |||
|'''8032AH''' || none || 128 x 8 | |||
|- | |||
|'''8052AH''' || 8k x 8 ROM || 128 x 8 | |||
|- | |||
|'''8752BH''' || 8k x 8 EPROM || 128 x 8 | |||
|- | |||
|'''TSC80C31''' || none || 128B | |||
|- | |||
|'''TSC80C51''' || 4kB || 128B | |||
|- | |||
|'''TSC87C51''' || 4kB OTP || 128B | |||
|- | |||
|'''80C32''' || none || 256B | |||
|- | |||
|'''80C52''' || 8kB || 256B | |||
|- | |||
|'''TSC87C52''' || 8kB OTP || 256B | |||
|- | |||
|'''80C154''' || none || 256B | |||
|- | |||
|'''83C154''' || 16kB || 256B | |||
|- | |||
|'''83C154D''' || 32kB || 256B | |||
|} | |||
=Pinout= | =Pinout= | ||
<pre> | <pre> | ||
DIP40 | DIP40-600mil | ||
+---\/---+ | +---\/---+ | ||
T2/P1.0 | 1 40| Vcc | |||
T2EX/P1.1 | 2 39| P0.0/AD0 | |||
P1.2 | 3 38| P0.1/AD1 | P1.2 | 3 38| P0.1/AD1 | ||
P1.3 | 4 37| PO.2/AD2 | P1.3 | 4 37| PO.2/AD2 | ||
| Line 26: | Line 71: | ||
Vss |20 21| P2.0/A8 | Vss |20 21| P2.0/A8 | ||
+--------+ | +--------+ | ||
LCC44-690x690mil | |||
+---------------------------------------------------------------+ | |||
| 7 P1.5 | 18 P3.6/*WR | 29 P2.5/A13 | 40 P0.3/AD3 | | |||
| 8 P1.6 | 19 P3.7/*RD | 30 P2.6/A14 | 41 P0.2/AD2 | | |||
| 9 P1.7 | 20 XTAL2 | 31 P2.7/A15 | 42 P0.1/AD1 | | |||
| 10 RST | 21 XTAL1 | 32 *PSEN | 43 P0.0/AD0 | | |||
| 11 P3.0/RxD | 22 Vss | 33 ALE/*PROG | 44 Vcc | | |||
| 12 RESERVED | 23 RESERVED | 34 RESERVED | 1 Vss1 | | |||
| 13 P3.1/TxD | 24 P2.0/A8 | 35 *EA/Vpp | 2 P1.0/T2 | | |||
| 14 P3.2/*INT0 | 25 P2.1/A9 | 36 P0.7/AD7 | 3 P1.1/T2EX | | |||
| 15 P3.3/*INT1 | 26 P2.2/A10 | 37 P0.6/AD6 | 4 P1.2 | | |||
| 16 P3.4/T0 | 27 P2.3/A11 | 38 P0.5/AD5 | 5 P1.3 | | |||
| 17 P3.5/T1 | 28 P2.4/A12 | 39 P0.4/AD4 | 6 P1.4 | | |||
+---------------------------------------------------------------+ | |||
</pre> | </pre> | ||
=Frequency= | =Frequency= | ||
'''DIP40'''<br> | '''DIP40'''<br> | ||
Set reader to FREQ, put black probe to GND, red probe to | Set reader to FREQ, put black probe to GND, red probe to 18,19 to measure CPU clock<br> | ||
'''LCC44'''<br> | |||
Set reader to FREQ, put black probe to GND, red probe to 20,21 to measure CPU clock<br> | |||
=External links= | =External links= | ||
| Line 39: | Line 101: | ||
=Files= | =Files= | ||
<gallery widths="150px"> | <gallery widths="150px"> | ||
File:8751.pdf| | File:8751.pdf|Intel MCS51 Family Datasheet | ||
File:TSC87C51.pdf|Temic TSC87 Family datasheet | |||
File:8752.pdf|TSC87C52 Datasheet | |||
</gallery> | </gallery> | ||
[[Category:CPU]] | [[Category:CPU]] | ||
[[Category:DIP40-600mil]] | [[Category:DIP40-600mil]] | ||
[[Category:LCC44-690x690mil]] | |||
Latest revision as of 22:21, 3 January 2018
8-bit Microcontroller
Cross-Reference
Intel MCS51 Temic TSC87
Family table
| Model | ROM size | RAM size |
|---|---|---|
| 8031AH | none | 128 x 8 |
| 8051AH | 4k x 8 ROM | 128 x 8 |
| 8751BH | 4k x 8 EPROM | 128 x 8 |
| 8751H | 4k x 8 EPROM | 128 x 8 |
| 8032AH | none | 128 x 8 |
| 8052AH | 8k x 8 ROM | 128 x 8 |
| 8752BH | 8k x 8 EPROM | 128 x 8 |
| TSC80C31 | none | 128B |
| TSC80C51 | 4kB | 128B |
| TSC87C51 | 4kB OTP | 128B |
| 80C32 | none | 256B |
| 80C52 | 8kB | 256B |
| TSC87C52 | 8kB OTP | 256B |
| 80C154 | none | 256B |
| 83C154 | 16kB | 256B |
| 83C154D | 32kB | 256B |
Pinout
DIP40-600mil
+---\/---+
T2/P1.0 | 1 40| Vcc
T2EX/P1.1 | 2 39| P0.0/AD0
P1.2 | 3 38| P0.1/AD1
P1.3 | 4 37| PO.2/AD2
P1.4 | 5 36| P0.3/AD3
P1.5 | 6 35| P0.4/AD4
P1.6 | 7 34| P0.5/AD5
P1.7 | 8 33| P0.6/AD6
RST | 9 32| P0.7/AD7
RXD/P3.0 |10 31| *EA/Vpp
TXD/P3.1 |11 30| ALE/*PROG
*INT0/P3.2 |12 29| *PSEN
*INT1/P3.3 |13 28| P2.7/A15
T0/P3.4 |14 27| P2.6/A14
T1/P3.5 |15 26| P2.5/A13
*WR/P3.6 |16 25| P2.4/A12
*RD/P3.7 |17 24| P2.3/A11
XTAL2 |18 23| P2.2/A10
XTAL1 |19 22| P2.1/A9
Vss |20 21| P2.0/A8
+--------+
LCC44-690x690mil
+---------------------------------------------------------------+
| 7 P1.5 | 18 P3.6/*WR | 29 P2.5/A13 | 40 P0.3/AD3 |
| 8 P1.6 | 19 P3.7/*RD | 30 P2.6/A14 | 41 P0.2/AD2 |
| 9 P1.7 | 20 XTAL2 | 31 P2.7/A15 | 42 P0.1/AD1 |
| 10 RST | 21 XTAL1 | 32 *PSEN | 43 P0.0/AD0 |
| 11 P3.0/RxD | 22 Vss | 33 ALE/*PROG | 44 Vcc |
| 12 RESERVED | 23 RESERVED | 34 RESERVED | 1 Vss1 |
| 13 P3.1/TxD | 24 P2.0/A8 | 35 *EA/Vpp | 2 P1.0/T2 |
| 14 P3.2/*INT0 | 25 P2.1/A9 | 36 P0.7/AD7 | 3 P1.1/T2EX |
| 15 P3.3/*INT1 | 26 P2.2/A10 | 37 P0.6/AD6 | 4 P1.2 |
| 16 P3.4/T0 | 27 P2.3/A11 | 38 P0.5/AD5 | 5 P1.3 |
| 17 P3.5/T1 | 28 P2.4/A12 | 39 P0.4/AD4 | 6 P1.4 |
+---------------------------------------------------------------+
Frequency
DIP40
Set reader to FREQ, put black probe to GND, red probe to 18,19 to measure CPU clock
LCC44
Set reader to FREQ, put black probe to GND, red probe to 20,21 to measure CPU clock
External links
8751 page on Wikipedia
8751 page on CPU-World
Files
-
Intel MCS51 Family Datasheet
-
Temic TSC87 Family datasheet
-
TSC87C52 Datasheet