8284A: Difference between revisions
From Citylan
Jump to navigationJump to search
Created page with "'''Clock Generator and Driver''' =Pinout= <pre> DIP18-300mil +---\/---+ CSYNC | 1 18| Vcc PCLK | 2 17| X1 *AEN1 | 3 16| X2 RDY1 | 4 15| *A..." |
(No difference)
|
Latest revision as of 15:13, 15 December 2021
Clock Generator and Driver
Pinout
DIP18-300mil
+---\/---+
CSYNC | 1 18| Vcc
PCLK | 2 17| X1
*AEN1 | 3 16| X2
RDY1 | 4 15| *ASYNC
READY | 5 14| EFI
RDY2 | 6 13| F/*C
*AEN2 | 7 12| OSC
CLK | 8 11| *RES
GND | 9 10| RESET
+--------+
Frequency
DIP18
Set reader to FREQ, put black probe to GND, red probe to 2,8,12,16,17 to measure output clocks
External links
Clock generator page on Wikipedia
Intel 8284A page on Wikipedia
8284A page on CPU-World
Files
-
8284A Datasheet
