SRAM 2k x 8: Difference between revisions

From Citylan
Jump to navigationJump to search
← Older editNewer edit →
m 1 revision
mNo edit summary
Line 4: Line 4:
<pre>
<pre>
CXK5816PN
CXK5816PN
D4016CX
GM76C28
GM76C28
HM6116K
HM6116K

Revision as of 13:03, 31 July 2009

SRAM 2k x 8 (DIP24, 300mil)

16Kb, 2KB, 800hex8 bit 

CXK5816PN
D4016CX
GM76C28
HM6116K
HM6116LP
HM6116P
LC3517BS
M58725P
M5M5117P
MCM2018AN
T6116S45L
TMM2015
TMM2015BP
TMM2016BP

(16k) 2k x 8 SRAM

    +--\/--+
A7  |1   24| Vcc
A6  |2   23| A8
A5  |3   22| A9
A4  |4   21| WE/
A3  |5   20| OE/
A2  |6   19| A10
A1  |7   18| CS/
A0  |8   17| IO8
IO1 |9   16| IO7
IO2 |10  15| IO6
IO3 |11  14| IO5
GND |12  13| IO4
    +------+

File:Dip24-300mil.jpg

Retrieved from "https://www.citylan.it/index.php?title=SRAM_2k_x_8&oldid=468"