2621: Difference between revisions
From Citylan
Jump to navigationJump to search
mNo edit summary |
m →Pinout |
||
| Line 3: | Line 3: | ||
=Pinout= | =Pinout= | ||
<pre> | <pre> | ||
DIP14 | |||
+---\/---+ | +---\/---+ | ||
*CSYNC | 1 14| Vcc | *CSYNC | 1 14| Vcc | ||
Revision as of 20:02, 1 June 2021
Universal Sync Generator (PAL)
Pinout
DIP14
+---\/---+
*CSYNC | 1 14| Vcc
VRST | 2 13| OE
CBLNK | 3 12| CLOCK
VSR | 4 11| PCK
CBF | 5 10| CK4
HRST | 6 9| CK2
Vss | 7 8| RESET
+--------+
Frequency
DIP14
Set reader to FREQ, put black probe to GND, red probe to 12 to measure CPU clock
External links
Files
-
2621 Datasheet
