SRAM 16k x 4: Difference between revisions
From Citylan
Jump to navigationJump to search
mNo edit summary |
mNo edit summary |
||
| Line 3: | Line 3: | ||
64Kb, 8KB, 4000hex4 bit | 64Kb, 8KB, 4000hex4 bit | ||
<pre> | |||
4416 | |||
</pre> | |||
pinout | pinout | ||
<pre> | <pre> | ||
Revision as of 12:20, 18 May 2013
SRAM 16K x 4 (DIP22, 300mil)
64Kb, 8KB, 4000hex4 bit
4416
pinout
+--\/--+
A5 |1 22| Vcc
A6 |2 21| A4
A7 |3 20| A3
A8 |4 19| A2
A9 |5 18| A1
A10 |6 17| A0
A11 |7 16| IO3
A12 |8 15| IO2
A13 |9 14| IO1
CE/ |10 13| IO0
GND |11 12| WE/
+------+
