SX28AC: Difference between revisions
From Citylan
Jump to navigationJump to search
m →Files |
|||
| Line 57: | Line 57: | ||
=Frequency= | =Frequency= | ||
'''DIP28'''<br> | '''DIP28'''<br> | ||
Set reader to FREQ, put black probe to GND, red probe to 27 to measure CPU clock | Set reader to FREQ, put black probe to GND, red probe to 26, 27 to measure CPU clock | ||
'''SSOP28'''<br> | '''SSOP28'''<br> | ||
Set reader to FREQ, put black probe to GND, red probe to 27 to measure CPU clock | Set reader to FREQ, put black probe to GND, red probe to 26, 27 to measure CPU clock | ||
'''SSOP20'''<br> | '''SSOP20'''<br> | ||
Set reader to FREQ, put black probe to GND, red probe to 18 to measure CPU clock | Set reader to FREQ, put black probe to GND, red probe to 27, 18 to measure CPU clock | ||
=External links= | =External links= | ||
Revision as of 14:49, 28 January 2021
Configurable Communications Controller
Pinout
DIP28
+---\/---+
RTCC | 1 28| *MCLR
Vdd | 2 27| OSC1
NC | 3 26| OSC2
Vss | 4 25| RC7
NC | 5 24| RC6
RA0 | 6 23| RC5
RA1 | 7 22| RC4
RA2 | 8 21| RC3
RA3 | 9 20| RC2
RB0 |10 19| RC1
RB1 |11 18| RC0
RB2 |12 17| RB7
RB3 |13 16| RB6
RB4 |14 15| RB5
+--------+
SSOP28
+---\/---+
Vss | 1 28| *MCLR
RTCC | 2 27| OSC1
Vdd | 3 26| OSC2
Vdd | 4 25| RC7
RA0 | 5 24| RC6
RA1 | 6 23| RC5
RA2 | 7 22| RC4
RA3 | 8 21| RC3
RB0 | 9 20| RC2
RB1 |10 19| RC1
RB2 |11 18| RC0
RB3 |12 17| RB7
RB4 |13 16| RB6
Vss |14 15| RB5
+--------+
SSOP20
+---\/---+
RA2 | 1 20| RA1
RA3 | 2 19| RA0
RTCC | 3 18| OSC1
*MCLR | 4 17| OSC2
Vss | 5 16| Vdd
Vss | 6 15| Vdd
RB0 | 7 14| RB7
RB1 | 8 13| RB6
RB2 | 9 12| RB5
RB3 |10 11| RB4
+--------+
Frequency
DIP28
Set reader to FREQ, put black probe to GND, red probe to 26, 27 to measure CPU clock
SSOP28
Set reader to FREQ, put black probe to GND, red probe to 26, 27 to measure CPU clock
SSOP20
Set reader to FREQ, put black probe to GND, red probe to 27, 18 to measure CPU clock
External links
Files
-
SX28AC Datasheet
